


## 01



Model  
BKLB  
BKNB

REV

CHANGE LIST

PR

MP

Page 11 -- Change R1027 pull high from +3V to +3V\_S5 for SYS\_RESET,Follow CRB request  
Page 11 -- ADD RTC battery detect for ASSY line request.  
Page 13 -- ADD R1220 pull high to +3V\_S5 for PCH\_SPI1\_SI and no mount.  
Page 14 -- ADD GL703GD for 1050 MBID.  
Page 16 -- DEL R1181,R1179,R1182,R1180,R1183,R1184 Series for PCH  
SD signal for EMI verify  
Page 17 -- Modify H12 layout for Thermal issue and add 0ohm for EMI request  
Page 23 -- Change VR67 from 100K to 150K for solve power off timing for GPU  
Page 23 -- Add VR174,VQ15,VC486 for solve power off timing for GPU. Re-work ok and verify on latest report  
Page 23 -- Add VR173,VQ14,VC485 for solve power off timing for GPU. Re-work ok and verify on latest report  
Page 32 -- Change C320 ,C338,C339 size from 0201 to 0402 for SMT line request.  
Page 34 -- Change R231 10K from mount to no mount. There is pull high on PCH side.  
Page 34 -- Change TR3 from 10K to 18.7K. To define GPU thermal OT on 120 degree.  
Page 35 -- Add AR126 and AR127 Bead for solve ESD and Change AC45 AC42 from 100p to 680P  
And Change TVS on SLEEVE and RING2  
Page 36 -- Add RTC\_DET# at GPA0 for Assy line request.  
Page 36 -- Change KR72 form 100K to 200K for PR stage.  
Page 50 -- Change KC85 size form 0201 to 0402 for SMT line request.  
Page 51 -- Add MR28 10K to pull down on PCIE\_CLKREQ\_CR#, Realtek request to always pull down.

DOC NO.

PROJECT MODEL :

BKLB/BKNB

APPROVED BY:

DATE:

2018/01/29

PART NUMBER:



DRAWING BY:

REVISION:

3A






## KABY LAKE Processor (CLK,MISC,JTAG)

Host CLK:  
Trace length < 11000 mils  
Trace spacing = 15 / 20 mils, Impedance 85 ohm




## CPU CORE SVID

Layout note:  
1. Need routing together  
2. ALERT need between CLK and DATA.



Design Note(CFG\_RCOMP):  
DEFENSIVE DESIGN 50-OHM FOR R40PR (SV REQ)


## For DCI debug



## Processor Strapping


The CFG signals have a default value of '1' if not terminated on the board.


0 Enable; SET DFX\_ENABLED BIT IN DEBUG  
1, Disable;




Configuration Signals:		The CFG signals have a default value of '1' if not terminated on the board.	
CFG[0]	Stall reset sequence after PCU lock until de-asserted	Pin Note that some of the Intel reference designs board might connect CFG[0] to hook[2]. This route is not needed on a Oxm board.	
CFG[2]	PCI Express Static Lane Reversal	x1 = Normal operation x0 = Lane numbers reversed	
CFG[4]	eDP enable	x1 = Disabled x0 = Enabled	
CFG[6:5]	PCI Express Bifurcation	x00 = 1 x8 & 2 x4 PCI Express x01 = reserved x10 = 2 x8 PCI Express x11 = 1 x16 PCI Express	
CFG[7]	PEG defer training	x1 = PEG train follow RESETB de-asserted x0 = PEG wait for BIOS fro training	

## CPU VDDQ







## KABY LAKE Processor (DDR4)




CFL Processor (POWER)  
Follow CFL H page 133 to 45W(GT2): +VCCGT=32A





teknisi-indonesia




Short Pad for PR



Quanta Computer Inc.  
PROJECT : BKLB & BKNB

Follow CFL H EDS page 130 to 45W(GT2): VCC\_CORE=128A for 6 code  
Follow CFL H EDS page 130 to 45W(GT2): VCC\_CORE=86A for 4 code





Sense resistor should be placed within 2 inches (50.8 mm) of the processor socket  
Trace Impedance 50 ohm



PCIE[4:1]  
CM246 only  
OM370 NA

teknisi-indonesia









The diagram shows a circuit for the RTC module. A +3VPCU input is connected to a network of resistors and a capacitor. The network consists of R1175 (1K) in series with a parallel combination of R1176 (1K) and R1177 (1K). A 1K/F capacitor is connected in parallel with R1176 and R1177. The output of this network is connected to a 20M resistor, which is then connected to ground. The output is labeled RTC.

3









DEL R1181,R1179,R1182,R1189,R1183,R1184

0104 PR Change






Quanta Computer Inc.

PROJECT : BKLB & BKBN







teknisi-indonesia

STRAP[2:0] VRAM Table for N17P-G0/G1 GDDR5 Recommended Memories

STRAP[2:0]	DESCRIPTION	Vendor	Vendor P/N	Quanta P/N	FBVDD/Q
0x0	GDDR5 256Mx32 7 GHz	Samsung	SAMSUNG/K4G0325FB-HC28	AKG5QD0T15	1.5V
0x1	GDDR5 256Mx32 7 GHz	Micron	MICRON/MT51256M32H-70A	AKG5QOUT15	1.5V
0x7	GDDR5 128Mx32 7 GHz	Samsung	SAMSUNG/K4G41325FE-HC28	AKG5PWT12	1.55V
0x8	GDDR5 128Mx32 7 GHz	ELPIDA	ELPIDA/EDW4032BAG-70-F-D	AKG5PWT12	1.55V

Default




Table 5.3 RAMCFG

Strap Pins	RAMCFG Setting Number
STRAP2 STRAP1 STRAP0	(see Memory RVL for memory configs corresponding to these numbers)
L L L	0 (0x000)
L L H	1 (0x001)
L H L	2 (0x002)
L H H	3 (0x003)
H L L	4 (0x004)
H L H	5 (0x005)
H H L	6 (0x006)
H H H	7 (0x007)
L L M	8 (0x008)
L M L	9 (0x009)
L M H	10 (0x00A)




Table 14.2 GPIO Descriptions for GB4C-128 Packages

GPIO Number	GPIO Name	I/O	Functional Description	I/O Termination
GPIO0	NVYD0_PWM_VID	O	PWM Output to control NVYD0	0 to 1V8 PWM output
GPIO1	GC6M_GC6_FB_EN	O	FB Enable for GC6 2.1	Open Source 10 KΩ pull-down
GPIO2	GC6M_GPU_SWDT0_WAKE	I	GPU wake signal for GC6 2.1	10KΩ pull-up to 1V8_AON, unless driven actively.
GPIO3	NVYD0_SRAM_PWM	O	PWM output to control the SRAM power supply	0 to 1V8 output
GPIO4	GC6M1V8_MAIN_EN	O	GPU power sequencing for GC6 2.1	Open Drain 10KΩ pull-up to 1V8_AON
GPIO5	FRA_LCK	I	Active low Frame Lock	Open Drain 1V8 pull-up to 1V8AON


Table 14.2 GPIO Descriptions for GB4C-128 Packages (Continued)



GPIO Number	GPIO Name	I/O	Functional Description	I/O Termination
GPIO6	NVYD0_FSI	O	Phase Shedding (see Section 14.3.3)	10 kΩ pull-up to 1V8_AON to enable multiple phases
GPIO7	LCD_BL_PWM	O	Panel Backlight enable	100 KΩ pull-down
GPIO8	MEM_VDD_CTL	O	Memory voltage control	Pull-up/pull-down to set the FBVDD to power-on voltage
GPIO9	THERM_ALERT	I/O	Active Low Thermal Alert	10 kΩ pull-up to 1V8_AON
GPIO10	MEM_VREF_CTL	O	Memory VREF control	100 KΩ pull-down
GPIO11	LCD_VDD	O	Quadco-Power_Brailor	100 KΩ pull-up to 1V8_AON
GPIO12	PWR_LEVEL	I	AC power detect of power supply (drawn input)	100 KΩ pull-up to 1V8_AON
GPIO13	LCD_BLEH	O	LCD Panel Backlight Enable	Panel Backlight Enable
GPIO14	HPO_IPFA	I	Hot Plug Detect for IPFA	Inverted Input. See Figure 14.5
GPIO15	HPO_IPFB	I	Hot Plug Detect for IPFB	Inverted Input. See Figure 14.5
GPIO16	GC6M_GPU_PEX_RST_HOLD	O	System side PCIe reset monitor	10 kΩ pull-up to 1V8_AON unless actively driven
GPIO17	HPO_IPFD	I	Hot Plug Detect for IPFD	Inverted Input. See Figure 14.5
GPIO18	HPO_IPFE	I	Hot Plug Detect for IPFE	Inverted Input. See Figure 14.5
GPIO19	3D_Vision	O	3D Vision L/R Signal	100 KΩ pull-down
GPIO20	DCS_MODE	O		
GPIO21	UNUSED	I/O		
GPIO22	UNUSED	I/O		


Table 14.2 GPIO Descriptions for GB4C-128 Packages (Continued)

GPIO Number	GPIO Name	I/O	Functional Description	I/O Termination
GPIO23	GC6M_GPU_PEX_RST_HOLD	O	GPU PCIe self-reset control	Open Drain 10 kΩ pull-up to a gated VDD
GPIO24	HPO_IPFF	I	Hot plug detect for IPFF	Inverted Input. See Figure 14.5
GPIO25	UNUSED	I/O		
GPIO26	UNUSED	I/O		
GPIO27	HPO_IPFC	I	Hot plug detect for IPFC	Inverted Input. See Figure 14.5


GPIO Number	GPIO Name	I/O	Functional Description	I/O Termination
OVERT	OVERT	I/O	Catastrophic Over Temperature	100 kΩ pull-up to 3V3_AON








## GFX\_CORE



## VCORE




teknisi-indonesia







Audio Code (ALC295)



EC monitor FAULT# to control AMP\_MUTE#

# Thermal


Near CPU



www.teknisi-indonesia.com

# Touch Pad Connector AA type

34




0104 PR change

Del R231 10K, because PCH already have 10K









Quanta Computer Inc.  
PROJECT : BKLB & BKNB

## KEYBOARD Con.




## 1/4 PR Change






# +12V for FAN



FBVDDQ - 1.5V\_GPU


## 0112 PR Change




FBVDDQ Voltage Setting: 1.55V / 1.35V

FBVDDQ_CTRL	PR353	PR354	FBVDDQ
1	12K	3.57K	1.55V
0	12K	3.57K	1.35V


FBVDDQ Voltage Setting: 1.50V / 1.35V



+1.0V GPU




## +1.8V GPU AON




## Load Switch for GPU

0112 PR Change




## Discharge















## +1.05V\_S5




## +1.5V



## +1.8V\_S5





## 1.2VSUS & VTT\_MEM






STATE	S3	S5	1.35VSUS	VTTREF	VTT
S0	1	1	On	On	On
S3	0	1	On	On	Off/High Z
S4/S5	00		Off	Off	Off

[www.teknisi-indonesia.com](http://www.teknisi-indonesia.com)











0129 PR Change  
Place to BOI

TP203	PCH_SPI_CS0# R
TP204	PCH_SPI_CLK R
TP205	PCH_SPI_SI R
TP206	PCH_SPI_SO R
TP207	BIOS_WP#
TP208	HOLD#

## PCH SPI ROM(CLG)



Put damping resistor close to CPU



Cannon Lake PCH-H Strapping Table


Pin Name	Strap description	Sampled	Configuration	xxx PCH STRAPS SETTING STATUS
GPP_B14 (SPKR)	Top Swap Override	PCH_PWROK	0 = *Disable Top Swap (IPD 20K) Default 1 = Enable Top Swap Mode	+3V_SS R1086 *1K 4 ACZ_SPKR (11)
GPP_B18 (GSP10_MOSI)	No reboot	PCH_PWROK	0 = *Disable No Reboot (IPD 20K) Default 1 = Enable No Reboot Mode	+3V_SS R1087 *1K 4 GSP10_MOSI
GPP_C2 (SMBALERT#)	TLS Confidentiality	RSMRST#	0 = *Disable Intel ME Cryp to TLS (IPD 20K) Default 1 = Enable Intel ME Cryp to TLS to support AMT TLS	+3V_SS R1088 *1K 4 SMBALERT# (11)
GPP_B22 (GSP11_MOSI)	Boot BIOS Strap Bit BBS	PCH_PWROK	0 = *SPI (IPD 20K) Default 1 = LPC	+3V_SS R1089 *1K 4 GSP11_MOSI
GPP_C5 (SML0ALERT#)	eSPI or LPC	RSMRST#	0 = *LPC is selected for EC (IPD 20K) Default 1 = eSPI selected for EC	TP213 SML0ALERT# (11)
SPI0_MOSI	Reserved	RSMRST#	(IPU 15 ~ 40K) This signal has an internal pull-up. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.	
GPP_H15 (SML3ALERT#)	Reserved	RSMRST#	(IPU 15 ~ 40K) This signal has an internal pull-up. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.	TP214 SML3ALERT# (13)
GPP_B23 (SML1ALERT# / PCHHOT#)	Reserved	RSMRST#	(IPD 20K) This signal has an internal pull-down. This strap should sample LOW. There should NOT be any on-board device driving it to opposite direction during strap sampling.	TP215 SML1ALERT# (11)
SPI0_IO2	Reserved	RSMRST#	(IPU 15 ~ 40K) This signal has an internal pull-up. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.	
SPI0_IO3	Reserved	RSMRST#	(IPU 15 ~ 40K) This signal has an internal pull-up. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.	
HDA_SDO (I2S0_TXD)	Flash Descriptor Security Override / Intel ME Debug Mode	PCH_PWROK	0 = *Enable security in the Flash Description (IPD 20K) Default 1 = Disable Flash Descriptor Security (Override)	EC Drive High for OVERRIDE
GPP_H12 (SML2ALERT#)	eSPI Flash Sharing Mode	RSMRST#	0 = *Master Attached Flash Sharing (MAFS) enabled (IPD 20K) Default 1 = Slave Attached Flash Sharing (SAFS) enabled.	TP216 SML2ALERT# (13)
GPP_I6 (DDPB_CTRLDATA)	Display Port B Detected	PCH_PWROK	0 = *Port B is not detected (IPD 20K) (Default) 1 = Port B is detected	INT_HDMI_SCL R1090 2.2K 4 INT_HDMI_SDA R1091 2.2K 4 +3V
GPP_I8 (DDPC_CTRLDATA)	Display Port C Detected	PCH_PWROK	0 = *Port C is not detected (IPD 20K) (Default) 1 = Port C is detected	
GPP_I10 (DDPD_CTRLDATA)	Display Port D Detected	PCH_PWROK	0 = *Port D is not detected (IPD 20K) (Default) 1 = Port D is detected	DDPD_CTRLCLK R1094 2.2K 4 DDPD_CTRLDATA R1095 2.2K 4 +3V
GPP_F23	Display Port F Detected	PCH_PWROK	0 = *Port F is not detected (IPD 20K) (Default) 1 = Port F is detected	CFL - H CPU Not Support DDI Port F
GPP_J4 (CNV_RBI_DT / UART0_RTS#)	XTAL Frequency Select	RSMRST#	An external pull-up is required on this strap since 38.4MHz XTAL is not supported on the PCH. 0 = *38.4MHz XTAL frequency selected. (IPD 20K) (Default) 1 = 24MHz XTAL frequency selected.	+1.8V_SS R1141 4.7K 4 CNV_RBI_DT (16,32) R1142 *20K/F 4
GPP_J6 (CNV_RGI_DT / UART0_TXD)	M.2 CNV Mode Select	RSMRST#	An external pull-up or pull-down is required. 0 = Integrated CNVi enable. (Default) 1 = Integrated CNVi disable.	+1.8V_SS R1143 20K/F 4 CNV_RGI_DT (16,32) R1144 *20K/F 4
GPP_J9	1.8V VCCSPI	RSMRST#	0 = *VCCSPI is connected to 3.3V rail. (IPD 20K) (Default) 1 = VCCSPI is connected to 1.8V rail	TP217 R1145 10K 4 GPP_J9 (16)
GPD7	Reserved	DSW_PWROK	This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.	External pull-up is required. Recommend 100K. +3V_SS R1146 10K 4 GPD7 (10) R1146 *10K 4

Warning: This strap must be configured to '0' (SAFS is disabled) if the eSPI or LPC strap is configured to '0' (eSPI is disabled)

PCH Strap: GPP\_J4 = XTAL SELECT-1  
HIGH -> 24 MHz / LOW -> 38.4 MHz

PCH Strap: GPP\_J6 = M.2 CNVi STRAP  
HIGH -> DISABLE / LOW -> ENABLE

Note: If VCCSPI is connected to 1.8V rail, this pin strap must be a '1' for the proper functionality of the SPI (Flash) I/Os



For CNVI need to change to 1.8V\_S5

www.teknisi-indonesia.com

1.24V for CNVI logic = VCCDPHY\_1P24 + VCCPRIM\_1P24  
This rail is generated internally with a LDO and needs to be routed to the motherboard so that the rail can be supplied back to the SoC.  
Refer to the Platform Design Guide for implementation details.








Quanta Computer Inc.  
PROJECT : BKLB & BKNB

Size	Document Number	Rev
	PCH 6/7 (POWER)	1A
Date:	Monday, January 29, 2018	Sheet 15 of 59



Channel 0  
<0-31>  
MF=0 Non-mirrored



Channel 1  
<32-63>  
MF=1 mirrored








Table 9.4 GDDR5 Command Mapping (GB4C-128 & GB2C-64 packages)

Command Ball on GPU	DRAM Signal Definition
For DRAM(s) tied to DQ[31:0]	For DRAM(s) tied to DQ[63:32]
FBA_CMD0	FBA_CMD16
FBA_CMD1	FBA_CMD17
FBA_CMD2	FBA_CMD18
FBA_CMD3	FBA_CMD19
FBA_CMD4	FBA_CMD20
FBA_CMD5	FBA_CMD21
FBA_CMD6	FBA_CMD22
FBA_CMD7	FBA_CMD23
FBA_CMD8	FBA_CMD24
FBA_CMD9	FBA_CMD25
FBA_CMD10	FBA_CMD26
FBA_CMD11	FBA_CMD27
FBA_CMD12	FBA_CMD28
FBA_CMD13	FBA_CMD29
FBA_CMD14	FBA_CMD30
FBA_CMD15	FBA_CMD31



Table 9.5 GDDR5 DEBUG Command Lines

Command Ball on GPU	DRAM Signal Definition
FBA_CMD32 (do not connect to DRAM)	(not used)
FBA_CMD33 (do not connect to DRAM)	(not used)
FBA_CMD34 (do not connect to DRAM)	DEBUG0
FBA_CMD35 (do not connect to DRAM)	DEBUG1




# eDP & Camera


28





## Camera



	Panel ID1	Panel ID2
FHD	11	
4K2K	1	0
HD	0	1




## eDP Conn.







USB 3.0 PORT2




USB 2.0 PORT3



USB 3.0 PORT4




USB 3.0 PORT1




Change ESD vendor for ESD request


Change ESD vendor for ESD request



## SATA HDD Connector(Cable type)




# FAN1 for GPU




www.teknisi-indonesia.com

# FAN2 for CPU







## Mini-DP







Table 2-1: Source-Side Mini DisplayPort Connector Pin Assignment

Top Row		Bottom Row	
Pin Number	Pin Name	Pin Number	Pin Name
1	GND	2	In
3	Out	4	CONFIG (see note 1)
5	Out	6	CONFIG (see note 1)
7	GND	8	GND
9	Out	10	Out
11	Out	12	Out
13	GND	14	GND
15	Out	16	I/O
17	Out	18	I/O
19	GND	20	PWR Out (see note 2)





AC IN --&gt; EC LOAD CODE



OS status	S0	S3		(Soft OFF)	(Soft OFF)	(Soft OFF)	(Soft OFF)	
H/W status	S0	S3		S4 (Win10 off) RTC wake Enable WOLAN Enable	S4 (Win10 off) RTC wake Disable WOLAN Disable	S5 (Fast Startup 'y')	S5 (Fast Startup 'x')	
RUN_ON	HL			L	L	L	L	
+3V	HL			L	L	L	L	
+5V	HL			L	L	L	L	
+0.675V_DDR_VTT	HL			L	L	L	L	
+12V	HL			L	L	L	L	
+3V_SSD/+3V_PCH_CARD/+1.5V	HL			L	L	L	L	
+1.05V_VCCSTG	HL			L	L	L	L	
+VCCSA	HL			L	L	L	L	
+VCC_GFX	HL			L	L	L	L	
+VCC_CORE	HL			L	L	L	L	
+0.95V_VCCIO	HL			L	L	L	L	
SUS_ON	HH			L	LL	L		
+1.05V_VCCPLL/+1.05V_VCCST	H	H		L	L	L	L	
+1.05V_SUS	HH			L	L	L	L	
+1.2V_SUS	H	H		L	L	L	L	
SUS_ON_2.5V	H	H		L	L	L	L	
+2.5V_SUS	H	H		L	L	L	L	
S5_ON	HL	H		H	L		L	
+1.8V_S5	H	H		HL	L		L	
+1.05V_S5	H	H		H	L	L	L	
S5_ON	H	H		H	L	H	L	
+3V_S5	H	H		H	L	H	L	
+5V_S5	HH	H		H	L		L	



Quanta Computer Inc.  
PROJECT : BKLB & BKNB

Cannon Lake  
PCH-H

SMCLK  
BE26 SHB\_RUN\_CLK  
B25 SHB\_RUN\_DAT

SMCLK  
B27  
SMCLK  
B27

SMCLK  
B25 SHBCLK  
SMCLK  
B24 SHBCLK




EC, I2C, SCL, S766 I2C Bus  
EC, I2C, SDA, S766 I2C Bus

+3V\_S5  
Smart AMP

EC  
IT8528E

SMCLK1  
115 MBCLK1\_P  
SMCLK1  
116 MBCLK1\_P




MBCLK1  
115 MBCLK1\_P  
MBCLK1  
116 MBCLK1\_P

I2C Bus MBCLK1\_P  
I2C Bus MBCLK1\_P





SMCLK0  
110  
SMCLK0  
111




MBCLK  
110 MBCLK  
MBCLK  
111 MBCLK

14785-MBCLK  
12  
14786-MBCLK  
11



For 1.8V SMCLK2  
For 1.8V SMCLK2

MBCLK2  
94 MBCLK2  
MBCLK2  
118 MBCLK2



SMCLK3  
94  
SMCLK3  
95

MBCLK3  
94 MBCLK3  
MBCLK3  
95 MBCLK3



